# **SPANSION™ MCP**

**Data Sheet** 



September 2003

This document specifies SPANSION<sup>™</sup> memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

### **Continuity of Specifications**

There is no change to this datasheet as a result of offering the device as a SPANSION<sup>™</sup> product. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

### **Continuity of Ordering Part Numbers**

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

#### For More Information

Please contact your local AMD or Fujitsu sales office for additional information about SPANSION<sup>™</sup> memory solutions.





Stacked MCP (Multi-Chip Package) FLASH MEMORY & SRAM cmos

# 64M (×8/×16) FLASH MEMORY & 8M (×8/×16) STATIC RAM

# MB84VD23280FA-70

#### **■ FEATURES**

- Power supply voltage of 2.7 V to 3.1 V
- High performance
   70 ns maximum access time (Flash)
   70 ns maximum access time (SRAM)
- Operating Temperature
   -40 °C to +85 °C
- Package 65-ball FBGA


(Continued)

#### **■ PRODUCT LINEUP**

	Flash Memory	SRAM
Supply Voltage (V)	$Vccr^* = 3.0 V_{-0.3 V}^{+0.1 V}$	$Vccs^* = 3.0 \text{ V}^{+0.1 \text{ V}}_{-0.3 \text{ V}}$
Max Address Access Time (ns)	70	70
Max CE Access Time (ns)	70	70
Max OE Access Time (ns)	30	35

<sup>\*:</sup> Both Vccf and Vccs must be in recommended operation range when either part is being accessed.

#### **■ PACKAGE**





#### (Continued)

#### —FLASH MEMORY

- 0.16 µm Process Technology
- Simultaneous Read/Write operations (Dual Bank)
- FlexBank<sup>TM\*1</sup>

Bank A: 8 Mbit  $(8 \text{ KB} \times 8 \text{ and } 64 \text{ KB} \times 15)$ 

Bank B : 24 Mbit (64 KB  $\times$  48) Bank C : 24 Mbit (64 KB  $\times$  48)

Bank D: 8 Mbit (8 KB  $\times$  8 and 64 KB  $\times$  15)

Two virtual Banks are chosen from the combination of four physical banks

Host system can program or erase in one bank, and then read immediately and simultaneously from the other bank with zero latency between read and write operations.

Read-while-erase

Read-while-program

#### • Single 3.0 V read, program, and erase

Minimized system level power requirements

- Minimum 100,000 program/erase cycles
- Sector erase architecture

Sixteen 4 Kword and one hundred twenty-six 32 Kword sectors in word.

Any combination of sectors can be concurrently erased. It also supports full chip erase.

### • HiddenROM region

256 byte of HiddenROM, accessible through a new "HiddenROM Enable" command sequence Factory serialized and protected to provide a secure electronic serial number (ESN)

#### • WP/ACC input pin

At  $V_{\text{IL}}$ , allows protection of "outermost"  $2 \times 8$  Kbytes on both ends of boot sectors, regardless of sector protection/unprotection status

At VIH, allows removal of boot sector protection

At V<sub>ACC</sub>, increases program performance

### • Embedded EraseTM\*2 Algorithms

Automatically preprograms and erases the chip or any sector

#### • Embedded Program<sup>TM\*2</sup> Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

#### Automatic sleep mode

When addresses remain stable, the device automatically switches itself to low power mode.

- Low Vccf write inhibit ≤ 2.5 V
- Program Suspend/Resume

Suspends the program operation to allow a read in another byte

#### • Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

• Please refer to "MBM29DL64DF" data sheet in detailed function

### (Continued)


### —SRAM

• Power dissipation

Operating: 50 mA Max Standby: 15 µA Max

- Power down features using CE1s and CE2s
- Data retention supply voltage: 1.5 V to 3.1 V
- CE1s and CE2s Chip Select
- Byte data control: LB (DQ7 to DQ0), UB (DQ15 to DQ8)
- \*1 : FlexBank™ is a trademark of Fujitsu Limited, Japan.
- \*2 : Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.


### **■ PIN ASSIGNMENT**



## ■ PIN DESCRIPTION

Pin name	Input/ Output	Description
A <sub>18</sub> to A <sub>0</sub>	I	Address Inputs (Common)
A <sub>21</sub> to A <sub>19</sub> , A <sub>-1</sub>	I	Address Inputs (Flash)
SA	I	Address Input (SRAM)
DQ <sub>15</sub> to DQ <sub>0</sub>	I/O	Data Inputs/Outputs (Common)
CEf	I	Chip Enable (Flash)
CE1s	I	Chip Enable (SRAM)
CE2s	I	Chip Enable (SRAM)
ŌĒ	I	Output Enable (Common)
WE	Į	Write Enable (Common)
RY/BY	0	Ready/Busy Output (Flash) Open Drain Output
ŪB	I	Upper Byte Control (SRAM)
ĪВ	I	Lower Byte Control (SRAM)
CIOf	I	I/O Configuration (Flash) CIOf = Vccf is Word mode (×16), CIOf = Vss is Byte mode (×8)
CIOs	1	I/O Configuration (SRAM) CIOs = Vccs is Word mode (x16), CIOs = Vss is Byte mode (x8)
RESET	I	Hardware Reset Pin/Sector Protection Unlock (Flash)
WP/ACC	Į	Write Protect / Acceleration (Flash)
N.C.	_	No Internal Connection
Vss	Power	Device Ground (Common)
Vccf	Power	Device Power Supply (Flash)
Vccs	Power	Device Power Supply (SRAM)

### **■ BLOCK DIAGRAM**



### **■ DEVICE BUS OPERATIONS**

User Bus Operations (Flash = Word mode; CIOf = Vccf, SRAM = Word mode; CIOs = Vccs)

Operation *1,*3	CEf			ŌĒ	WE	SA	LB	ŪB	DQ7 to DQ0	DQ <sub>15</sub> to DQ <sub>8</sub>		WP/ ACC *5
Full Standby	Н	Н	Χ	Χ	Х	Х	Х	Х	High-Z	High-Z	Н	Х
T dil Staridby	••	Х	L	^	^	^	^	^	T light-Z	T light-Z		^
	Н	L	Н	Ι	Н	Χ	Х	Χ	High-Z	High-Z		
Output Disable	•	_	'''	Χ	Х	Х	Н	Ι	High-Z	High-Z	Н	Х
Output Disable	L	Н	Χ	Η	Н	Х	Х	Х	High-Z	High-Z		^
	L	Х	L	11	''	^	^	^	T light-Z	Tilgii-Z		
Read from Flash *2	L	Н	Х	L	Н	Х	Х	Х	D <sub>о</sub> ит	<b>D</b> оит	Н	Х
Read Holli Flash	L	Х	L	L	''	^	^	^	<b>D</b> 001	<b>D</b> 001	''	^
Write to Flash	L	Н	Χ	Н	L	Х	Х	Х	Din	Din	Н	Х
Write to Flash	L	Х	L	11	_	^	^	^	DIN	DIN		^
							L	L	<b>D</b> оит	<b>D</b> оит		
Read from SRAM	Н	L	Н	L	Н	Х	Н	L	High-Z	<b>D</b> оит	Н	Χ
							L	Н	<b>D</b> ouт	High-Z		
							L	L	Din	Din		
Write to SRAM	Н	L	Н	Χ	L	Х	Н	L	High-Z	Din	Н	Χ
							L	Н	Din	High-Z		
Temporary Sector Group Unprotec- tion *4	X	Х	Х	X	Х	Х	Х	Х	X	х	VID	Х
Flash Hardware	Х	Н	Х	Х	Х	Х	Х	Х	High-Z	High-Z	L	Х
Reset	^	Х	L	^	_ ^	^	^	^	nigii-Z	⊓igii-∠		^
Boot Block Sector Write Protection	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	L

Legend: L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = V<sub>IL</sub> or V<sub>IH</sub>. See DC Characteristics for voltage levels.

<sup>\*1 :</sup> Other operations except for indicated this column are inhibited.

<sup>\*2 :</sup>  $\overline{WE}$  can be  $V_{IL}$  if  $\overline{OE}$  is  $V_{IL}$ ,  $\overline{OE}$  at  $V_{IH}$  initiates the write operations.

<sup>\*3 :</sup> Do not apply  $\overline{CE}f = V_{IL}, \, \overline{CE1}s = V_{IL}$  and  $CE2s = V_{IH}$  at a time.

<sup>\*4 :</sup> Also used for the extended sector group protections.

<sup>\*5 :</sup> Protects of "outermost" 2 x 4 Kwords on both ends of each boot block sector.

User Bus Operations (Flash = Word mode; CIOf = Vccf, SRAM = Byte mode; CIOs = Vss)

Operation *1,*3	CEf	CE1s	CE2s	ΟE	WE	SA	LB	UB	DQ7 to DQ0	DQ <sub>15</sub> to DQ <sub>8</sub>	RESET	WP/ ACC *5
Full Standby	Н	Н	Χ	Х	Х	Х	Х	Х	High-Z	High-Z	Н	Х
T un Otariaby		X	L	<b>X</b>			^	,	riigii 2	riigit 2		^
	Н	L	Н	Ι	Н	Х	X	Χ	High-Z	High-Z		
Output Disable	''	_	''	Χ	Х	Х	Н	Н	High-Z	High-Z	Н	Х
Output Disable	L	Н	Х	Н	Н	Х	Х	Х	High-Z	High-Z	''	^
	_	Х	L		11	^	^	^	r iigii-Z	r iigii-Z		
Read from Flash*2	L	Н	Х	L	Н	Х	Х	Х	D <sub>о</sub> ит	Dout	Н	Х
Read Holli Flash -	_	Х	L	_	11	^	^	^	<b>D</b> 001	<b>D</b> 001	11	^
Write to Flash	L	Н	Х	Н	L	Х	Х	Х	Din	Din	Н	Х
Wille to Flash	<b>-</b>	Х	L	П	_	^	^	^	DIN	DIN	П	^
Read from SRAM	Н	L	Н	L	Н	SA	Х	Х	<b>D</b> ouт	High-Z	Н	Х
Write to SRAM	Н	L	Н	Х	L	SA	Χ	Х	Din	High-Z	Н	Χ
Temporary Sector Group Unprotec- tion*4	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	VID	Х
Flash Hardware	Х	Н	Х	Х	Х	Х	Х	Х	Uigh 7	∐igh 7	L	Х
Reset	^	Х	L	^	^	^	^	^	High-Z	High-Z		^
Boot Block Sector Write Protection	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	L

Legend: L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = V<sub>IL</sub> or V<sub>IH</sub>. See DC Characteristics for voltage levels.

<sup>\*1 :</sup> Other operations except for indicated this column are inhibited.

<sup>\*2 :</sup>  $\overline{WE}$  can be  $V_{IL}$  if  $\overline{OE}$  is  $V_{IL}$ ,  $\overline{OE}$  at  $V_{IH}$  initiates the write operations.

<sup>\*3 :</sup> Do not apply  $\overline{CE}f = V_{IL}$ ,  $\overline{CE1}s = V_{IL}$  and  $CE2s = V_{IH}$  at a time.

<sup>\*4:</sup> It is also used for the extended sector group protections.

<sup>\*5 :</sup> Protect of "outermost" 2 x 4 Kwords on both ends of each boot block sector.

User Bus Operations (Flash = Byte mode; CIOf = Vss, SRAM = Byte mode; CIOs = Vss)

Operation *1,*3	CEf	CE1s	CE2s	DQ <sub>15</sub> /A <sub>-1</sub>	OE	WE	SA	LB	ŪB	DQ7 to DQ0	DQ <sub>14</sub> to DQ <sub>8</sub>	RESET	WP/ ACC *5
Full Standby	Н	Н	Χ	Х	Х	Х	Х	Х	Х	High-Z	High-Z	Н	Χ
T all Startaby		Х	L	Λ		Λ	^	^	^	111911 2	1 ligit 2		^
	Н	L	Н	X	Η	Н	Χ	Х	Х	High-Z	High-Z		
Output Disable		_		X	Χ	Χ	Χ	Н	Н	High-Z	High-Z	H	Х
Odipat Disable	L	Н	Χ	A <sub>-1</sub>	Н	Н	Х	Х	Х	High-Z	High-Z		^
		Х	L	Λ-1		' '	^	^	^	111911-2	i ligii-Z		
Read from Flash*2	L	Н	Х	A <sub>-1</sub>	L	Н	Х	Х	Х	<b>D</b> оит	Х	Н	Χ
Read Holli Hasii	_	Х	L	Λ-1	_	11	^	^	^	<b>D</b> 001	^	11	^
Write to Flash	L	Н	Х	A <sub>-1</sub>	Н	L	Х	Х	Х	Din	Х	Н	Χ
Wille to Flash	_	Х	L	Λ-1	'''	_	^	^	^	DIN	^	11	^
Read from SRAM	Н	L	Н	Х	L	Н	SA	Х	Х	<b>D</b> оит	High-Z	Н	Χ
Write to SRAM	Н	L	Н	Х	Χ	L	SA	Х	Х	Din	High-Z	Н	Χ
Temporary Sector Group Unprotection *4	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	VID	Х
Flash Hardware	Х	Н	Х	Х	Х	Х	Х	Х	Х	High-Z	High-Z	L	Х
Reset	^	Х	L	^	^	^	^	^	^	riigii-Z	riigii-Z		^
Boot Block Sector Write Protection	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	L

Legend: L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = V<sub>IL</sub> or V<sub>IH</sub>. See DC Characteristics for voltage levels.

<sup>\*1 :</sup> Other operations except for indicated this column are inhibited.

<sup>\*2 :</sup>  $\overline{WE}$  can be  $V_{IL}$  if  $\overline{OE}$  is  $V_{IL}$ ,  $\overline{OE}$  at  $V_{IH}$  initiates the write operations.


<sup>\*3 :</sup> Do not apply  $\overline{CE}f = V_{IL}$ ,  $\overline{CE1}s = V_{IL}$  and  $CE2s = V_{IH}$  at a time.

<sup>\*4:</sup> It is also used for the extended sector group protections.

<sup>\*5 :</sup> Protect of "outermost" 2 x 8 Kbytes on both ends of each boot block sector.

#### ■ FLEXIBLE SECTOR-ERASE ARCHITECTURE on FLASH MEMORY

- Sixteen 4K words, and one hundred twenty-six 32 K words.
- · Individual-sector, multiple-sector, or bulk-erase capability.



### FlexBank™ Architecture

Bank		Bank 1		Bank 2
Splits	Volume	Combination	Volume	Combination
1	8 Mbit	Bank A	56 Mbit	Remainder (Bank B, C, D)
2	24 Mbit	Bank B	40 Mbit	Remainder (Bank A, C, D)
3	24 Mbit	Bank C	40 Mbit	Remainder (Bank A, B, D)
4	8 Mbit	Bank D	56 Mbit	Remainder (Bank A, B, C)

**Example of Virtual Banks Combination** 

Bank		Ba	nk 1		Ва	ank 2
Splits	Volume	Combination	Sector Size	Volume	Combination	Sector Size
					Bank B	
			8 × 8 Kbyte/4 Kword		+	8 × 8 Kbyte/4 Kword
1	8 Mbit	Bank A	+	56 Mbit	Bank C	+
			15 × 64 Kbyte/32 Kword		+	111 × 64 Kbyte/32 Kword
					Bank D	
		Bank A	16 × 8 Kbyte/4 Kword		Bank B	
2	16 Mbit	+	+	48 Mbit	+	96 × 64 Kbyte/32 Kword
		Bank D	30 × 64 Kbyte/32 Kword		Bank C	
					Bank A	
					+	16 × 8 Kbyte/4 Kword
3	24 Mbit	Bank B	48 × 64 Kbyte/32 Kword	40 Mbit	Bank C	+
					+	78 × 64 Kbyte/32 Kword
					Bank D	
		Bank A	8 × 8 Kbyte/4 Kword		Bank C	8 × 8 Kbyte/4 Kword
4	32 Mbit	+	+	32 Mbit	+	+
		Bank B	63 × 64 Kbyte/32 Kword		Bank D	63 × 64 Kbyte/32 Kword

Note: When multiple sector erase over several banks is operated, the system cannot read out of the bank to which a sector being erased belongs. For example, suppose that erasing is taking place at both Bank A and Bank B, neither Bank A nor Bank B is read out (they would output the sequence flag once they were selected.)

Meanwhile the system would get to read from either Bank C or Bank D.

#### **Simultaneous Operation**

Case	Bank 1 Status	Bank 2 Status
1	Read mode	Read mode
2	Read mode	Autoselect mode
3	Read mode	Program mode
4	Read mode	Erase mode *
5	Autoselect mode	Read mode
6	Program mode	Read mode
7	Erase mode *	Read mode

<sup>\*:</sup> By writing erase suspend command on the bank address of sector being erased, the erase operation gets suspended so that it enables reading from or programming the remaining sectors.

Note: Bank 1 and Bank 2 are divided for the sake of convenience at Simultaneous Operation. Actually, the Bank consists of 4 banks, Bank A, Bank B, Bank C and Bank D. Bank Address (BA) meant to specify each of the Banks.

### **Sector Address Tables**

					Se	ctor /	Addre	ess				Address	s Range
Bank	Sector	Banl	k Add	ress								Duta Mada	Mand Made
		<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Byte Mode	Word Mode
	SA0	0	0	0	0	0	0	0	0	0	0	000000h to 001FFFh	000000h to 000FFFh
	SA1	0	0	0	0	0	0	0	0	0	1	002000h to 003FFFh	001000h to 001FFFh
	SA2	0	0	0	0	0	0	0	0	1	0	004000h to 005FFFh	002000h to 002FFFh
	SA3	0	0	0	0	0	0	0	0	1	1	006000h to 007FFFh	003000h to 003FFFh
	SA4	0	0	0	0	0	0	0	1	0	0	008000h to 009FFFh	004000h to 004FFFh
	SA5	0	0	0	0	0	0	0	1	0	1	00A000h to 00BFFFh	005000h to 005FFFh
	SA6	0	0	0	0	0	0	0	1	1	0	00C000h to 00DFFFh	006000h to 006FFFh
	SA7	0	0	0	0	0	0	0	1	1	1	00E000h to 00FFFFh	007000h to 007FFFh
	SA8	0	0	0	0	0	0	1	Х	Χ	Χ	010000h to 01FFFFh	008000h to 00FFFFh
	SA9	0	0	0	0	0	1	0	Χ	Χ	Χ	020000h to 02FFFFh	010000h to 017FFFh
	SA10	0	0	0	0	0	1	1	Χ	Χ	Χ	030000h to 03FFFFh	018000h to 01FFFFh
Bank A	SA11	0	0	0	0	1	0	0	Х	Χ	Χ	040000h to 04FFFFh	020000h to 027FFFh
	SA12	0	0	0	0	1	0	1	Х	Χ	Χ	050000h to 05FFFFh	028000h to 02FFFFh
	SA13	0	0	0	0	1	1	0	Х	Χ	Χ	060000h to 06FFFFh	030000h to 037FFFh
	SA14	0	0	0	0	1	1	1	Χ	Χ	Χ	070000h to 07FFFFh	038000h to 03FFFFh
	SA15	0	0	0	1	0	0	0	Χ	Χ	Χ	080000h to 08FFFFh	040000h to 047FFFh
	SA16	0	0	0	1	0	0	1	Х	Χ	Χ	090000h to 09FFFFh	048000h to 04FFFFh
	SA17	0	0	0	1	0	1	0	Χ	Χ	Χ	0A0000h to 0AFFFFh	050000h to 057FFFh
	SA18	0	0	0	1	0	1	1	Χ	Χ	Χ	0B0000h to 0BFFFFh	058000h to 05FFFFh
	SA19	0	0	0	1	1	0	0	Χ	Χ	Χ	0C0000h to 0CFFFFh	060000h to 067FFFh
	SA20	0	0	0	1	1	0	1	Χ	Χ	Χ	0D0000h to 0DFFFFh	068000h to 06FFFFh
	SA21	0	0	0	1	1	1	0	Χ	Χ	Χ	0E0000h to 0EFFFFh	070000h to 077FFFh
	SA22	0	0	0	1	1	1	1	Χ	Х	Χ	0F0000h to 0FFFFh	078000h to 07FFFFh

(Continued)

(Continue	,				Se	ctor	Addres	s Range					
Bank	Sector	Banl	k Add	Iress									
		<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Byte Mode	Word Mode
	SA23	0	0	1	0	0	0	0	Χ	Х	Χ	100000h to 10FFFFh	080000h to 087FFFh
	SA24	0	0	1	0	0	0	1	Х	Χ	Х	110000h to 11FFFFh	088000h to 08FFFFh
	SA25	0	0	1	0	0	1	0	Х	Χ	Х	120000h to 12FFFFh	090000h to 097FFFh
	SA26	0	0	1	0	0	1	1	Х	Х	Х	130000h to 13FFFFh	098000h to 09FFFFh
	SA27	0	0	1	0	1	0	0	Χ	Х	Χ	140000h to 14FFFFh	0A0000h to 0A7FFFh
	SA28	0	0	1	0	1	0	1	Х	Х	Х	150000h to 15FFFFh	0A8000h to 0AFFFFh
	SA29	0	0	1	0	1	1	0	Χ	Χ	Χ	160000h to 16FFFFh	0B0000h to 0B7FFFh
	SA30	0	0	1	0	1	1	1	Х	Х	Х	170000h to 17FFFFh	0B8000h to 0BFFFFh
	SA31	0	0	1	1	0	0	0	Х	Х	Х	180000h to 18FFFFh	0C0000h to 0C7FFFh
	SA32	0	0	1	1	0	0	1	Х	Χ	Х	190000h to 19FFFFh	0C8000h to 0CFFFFh
	SA33	0	0	1	1	0	1	0	Х	Χ	Х	1A0000h to 1AFFFFh	0D0000h to 0D7FFFh
	SA34	0	0	1	1	0	1	1	Χ	Χ	Χ	1B0000h to 1BFFFFh	0D8000h to 0DFFFFh
	SA35	0	0	1	1	1	0	0	Х	Χ	Х	1C0000h to 1CFFFFh	0E0000h to 0E7FFFh
	SA36	0	0	1	1	1	0	1	Х	Χ	Х	1D0000h to 1DFFFFh	0E8000h to 0EFFFFh
	SA37	0	0	1	1	1	1	0	Х	Χ	Х	1E0000h to 1EFFFFh	0F0000h to 0F7FFFh
	SA38	0	0	1	1	1	1	1	Х	Χ	Х	1F0000h to 1FFFFFh	0F8000h to 0FFFFh
	SA39	0	1	0	0	0	0	0	Х	Χ	Х	200000h to 20FFFFh	100000h to 107FFFh
	SA40	0	1	0	0	0	0	1	Х	Χ	Х	210000h to 21FFFFh	108000h to 10FFFFh
	SA41	0	1	0	0	0	1	0	Х	Χ	Х	220000h to 22FFFFh	110000h to 117FFFh
	SA42	0	1	0	0	0	1	1	Х	Χ	Х	230000h to 23FFFFh	118000h to 11FFFFh
	SA43	0	1	0	0	1	0	0	Х	Χ	Х	240000h to 24FFFFh	120000h to 127FFFh
	SA44	0	1	0	0	1	0	1	Х	Х	Х	250000h to 25FFFFh	128000h to 12FFFFh
	SA45	0	1	0	0	1	1	0	X	X	X	260000h to 26FFFFh	130000h to 137FFFh
	SA46	0	1	0	0	1	1	1	X	X	X	270000h to 27FFFh	138000h to 13FFFFh
Bank B	SA47	0	1	0	1	0	0	0	X	X	X	280000h to 28FFFFh	140000h to 147FFFh
	SA48	0	1	0	1	0	0	1	X	X	X	290000h to 29FFFFh	148000h to 14FFFFh
	SA49	0	1	0	1	0	1	0	X	X	X	2A0000h to 2AFFFFh	150000h to 157FFFh
	SA50	0	1	0	1	0	1	1	X	X	X	2B0000h to 2BFFFFh	158000h to 15FFFFh
	SA51	0	1	0	1	1	0	0	X	X	X	2C0000h to 2CFFFFh	160000h to 167FFFh
	SA52	0	1	0	1	1	0	1	X	X	X	2D0000h to 2DFFFFh	168000h to 16FFFFh
	SA53	0	1	0	1	1	1	0	X	X	X	2E0000h to 2EFFFFh	170000h to 177FFFh
	SA54	0	1	0	1	1	1	1	X	X	X	2F0000h to 2FFFFh	178000h to 17FFFFh
	SA55	0	1	1	0	0	0	0	X	X	X	300000h to 30FFFFh	180000h to 187FFFh
	SA56	0	1	1	0	0	0	1	X	X	X	310000h to 31FFFFh	188000h to 18FFFFh
	SA57	0	1	1	0	0	1	0	X	X	X	320000h to 32FFFFh	190000h to 197FFFh
	SA58	0	1	1	0	0	1	1	X	X	X	330000h to 33FFFFh	198000h to 19FFFFh
	SA59	0	1	1	0	1	0	0	X	X	X	340000h to 34FFFFh	
	SA60	0	1	1	0	1	0	1	X	X	X	350000h to 35FFFFh	1A8000h to 1AFFFFh
	SA61	0	1	1	0	1	1	0	X	X	X	360000h to 36FFFFh	1B0000h to 1B7FFFh
	SA62	0	1	1	0	1	1	1	X	X	X	370000h to 37FFFh	1B8000h to 1BFFFFh
	SA63	0	1	1	1	0	0	0	X	X	X	380000h to 38FFFFh	1C0000h to 1C7FFFh
	SA64	0	1	1	1	0	0	1	X	X	X	390000h to 39FFFFh	1C8000h to 1CFFFFh
	SA65	0	1	1	1	0	1	0	X	X	X	3A0000h to 3AFFFFh	1D0000h to 1D7FFFh
	SA66	0	1	1	1	0	1	1	X	X	X	3B0000h to 3BFFFFh	1D8000h to 1DFFFFh
	SA67	0	1	1	1	1	0	0	X	X	X	3C0000h to 3CFFFFh	1E0000h to 1E7FFFh
	SA67 SA68	0	1	1	1	1	0	1	X	X	X	3D0000h to 3DFFFFh	1E8000h to 1EFFFFh
	SA69	0	1	1	1	1	1	0	X	X	X	3E0000h to 3EFFFFh	1F0000h to 1F7FFFh
	SA70	0	1	1	1	1	1	1	X	X	X	3F0000h to 3FFFFFh	1F8000h to 1FFFFFh
	3470	U	'	<u> </u>	ı	ı			_ ^	^	_ ^	31 000011 10 3FFFFF11	(Continued)

(Continued)

Continue					Se	ctor	Addre	Addres	s Range				
Bank	Sector	Banl	k Add	Iress									
		<b>A</b> 21	A <sub>20</sub>	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Byte Mode	Word Mode
	SA71	1	0	0	0	0	0	0	Х	Х	Х	400000h to 40FFFFh	200000h to 207FFFh
	SA72	1	0	0	0	0	0	1	Х	Χ	Х	410000h to 41FFFFh	208000h to 20FFFFh
	SA73	1	0	0	0	0	1	0	Χ	Χ	Χ	420000h to 42FFFFh	210000h to 217FFFh
	SA74	1	0	0	0	0	1	1	Χ	Χ	Χ	430000h to 43FFFFh	218000h to 21FFFFh
	SA75	1	0	0	0	1	0	0	Χ	Χ	Χ	440000h to 44FFFFh	220000h to 227FFFh
	SA76	1	0	0	0	1	0	1	Х	Χ	Х	450000h to 45FFFFh	228000h to 22FFFFh
	SA77	1	0	0	0	1	1	0	Х	Χ	Х	460000h to 46FFFFh	230000h to 237FFFh
	SA78	1	0	0	0	1	1	1	Х	Χ	Х	470000h to 47FFFFh	238000h to 23FFFFh
	SA79	1	0	0	1	0	0	0	Х	Х	Χ	480000h to 48FFFFh	240000h to 247FFFh
	SA80	1	0	0	1	0	0	1	Х	Χ	Х	490000h to 49FFFFh	248000h to 24FFFFh
	SA81	1	0	0	1	0	1	0	Х	Х	Χ	4A0000h to 4AFFFFh	250000h to 257FFFh
	SA82	1	0	0	1	0	1	1	Х	Х	Х	4B0000h to 4BFFFFh	258000h to 25FFFFh
	SA83	1	0	0	1	1	0	0	Х	Х	Х	4C0000h to 4CFFFFh	260000h to 267FFFh
	SA84	1	0	0	1	1	0	1	X	X	X	4D0000h to 4DFFFFh	268000h to 26FFFFh
	SA85	1	0	0	1	1	1	0	X	X	X	4E0000h to 4EFFFFh	270000h to 277FFFh
	SA86	1	0	0	1	1	1	1	X	X	X	4F0000h to 4FFFFh	278000h to 27FFFFh
	SA87	1	0	1	0	0	0	0	X	X	X	500000h to 50FFFFh	280000h to 287FFFh
	SA88	1	0	1	0	0	0	1	X	X	X	510000h to 51FFFFh	288000h to 28FFFFh
	SA89	1	0	1	0	0	1	0	X	X	X	520000h to 52FFFFh	290000h to 297FFFh
	SA90	1	0	1	0	0	1	1	X	X	X	530000h to 53FFFFh	298000h to 29FFFFh
	SA91	1	0	1	0	1	0	0	X	X	X	540000h to 54FFFFh	2A0000h to 2A7FFFh
	SA92	1	0	1	0	1	0	1	X	X	X	550000h to 55FFFFh	2A8000h to 2AFFFFh
	SA92 SA93	1	0	1	0	1	1	0	X	X	X	560000h to 56FFFFh	2B0000h to 2B7FFFh
	SA93 SA94	1	0	1	0	1	1	1	X	X	X	570000h to 57FFFFh	2B8000h to 2BFFFFh
Bank C	SA94 SA95	1	0	1	1	0	0	0	X	X	X	580000h to 58FFFFh	2C0000h to 2C7FFFh
	SA95 SA96	1	0	1	1	0	0	1	X	X	X	590000h to 59FFFFh	2C8000h to 2CFFFFh
	SA96 SA97	1	0	1	1	0	1	0	X	X	X	5A0000h to 5AFFFFh	2D0000h to 2D7FFFh
	SA97	1	0	1	1	0	1	1	X	X	X	5B0000h to 5BFFFFh	2D8000h to 2DFFFFh
	SA98 SA99	1	0	1	1	1	0	0	X	X	X	5C0000h to 5CFFFFh	2E0000h to 2E7FFFh
	SA100	1	0	1	1	1	0	1	X	X	X	5D0000h to 5DFFFFh	
													2E8000h to 2EFFFFh
	SA101	1	0	1	1	1	1	0	X	X	X	5E0000h to 5EFFFFh 5F0000h to 5FFFFFh	2F0000h to 2F7FFFh
	SA102	1	0	1	1	1	1	1	X	X	X		2F8000h to 2FFFFFh
	SA103	1	1	0	0	0	0	0				600000h to 60FFFFh	300000h to 307FFFh
	SA104	1	1	0	0	0	0	1	X	X	X	610000h to 61FFFh	308000h to 30FFFFh
	SA105	1	1	0	0	0	1	0	X	X	X	620000h to 62FFFFh	310000h to 317FFFh
	SA106	1	1	0	0	0	1	1	X	X	X	630000h to 63FFFFh	318000h to 31FFFFh
	SA107	1	1	0	0	1	0	0	X	X	X	640000h to 64FFFFh	320000h to 327FFFh
	SA108	1	1	0	0	1	0	1	X	X	X	650000h to 65FFFFh	328000h to 32FFFFh
	SA109	1	1	0	0	1	1	0	X	X	X	660000h to 66FFFFh	330000h to 337FFFh
	SA110	1	1	0	0	1	1	1	X	X	X	670000h to 67FFFh	338000h to 33FFFFh
	SA111	1	1	0	1	0	0	0	X	X	X	680000h to 68FFFFh	340000h to 347FFFh
	SA112	1	1	0	1	0	0	1	X	X	X	690000h to 69FFFFh	348000h to 34FFFFh
	SA113	1	1	0	1	0	1	0	X	X	X	6A0000h to 6AFFFFh	350000h to 357FFFh
	SA114	1	1	0	1	0	1	1	X	X	X	6B0000h to 6BFFFFh	358000h to 35FFFFh
	SA115	1	1	0	1	1	0	0	X	X	X	6C0000h to 6CFFFFh	360000h to 367FFFh
	SA116	1	1	0	1	1	0	1	X	X	X	6D0000h to 6DFFFFh	368000h to 36FFFFh
	SA117	1	1	0	1	1	1	0	X	Х	X	6E0000h to 6EFFFFh	370000h to 377FFFh
	SA118	1	1	0	1	1	1	1	Χ	Χ	Х	6F0000h to 6FFFFh	(Continued)

,					Se	ctor /	Addre	ess				Address	s Range
Bank	Sector	Banl	k Add	lress								Desta Maria	Mand Mada
		<b>A</b> 21	A <sub>20</sub>	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Byte Mode	Word Mode
	SA119	1	1	1	0	0	0	0	Х	Χ	Х	700000h to 70FFFFh	380000h to 387FFFh
	SA120	1	1	1	0	0	0	1	Х	Х	Х	710000h to 71FFFFh	388000h to 38FFFFh
	SA121	1	1	1	0	0	1	0	Х	Х	Х	720000h to 72FFFFh	390000h to 397FFFh
	SA122	1	1	1	0	0	1	1	Χ	Χ	Χ	730000h to 73FFFFh	398000h to 39FFFFh
	SA123	1	1	1	0	1	0	0	Х	Х	Х	740000h to 74FFFFh	3A0000h to 3A7FFFh
	SA124	1	1	1	0	1	0	1	Χ	Χ	Χ	750000h to 75FFFFh	3A8000h to 3AFFFFh
	SA125	1	1	1	0	1	1	0	Χ	Χ	Χ	760000h to 76FFFFh	3B0000h to 3B7FFFh
	SA126	1	1	1	0	1	1	1	Χ	Χ	Χ	770000h to 77FFFFh	3B8000h to 3BFFFFh
	SA127	1	1	1	1	0	0	0	Χ	Χ	Χ	780000h to 78FFFFh	3C0000h to 3C7FFFh
	SA128	1	1	1	1	0	0	1	Χ	Χ	Χ	790000h to 79FFFFh	3C8000h to 3CFFFFh
	SA129	1	1	1	1	0	1	0	Χ	Χ	Χ	7A0000h to 7AFFFFh	3D0000h to 3D7FFFh
Bank D	SA130	1	1	1	1	0	1	1	Χ	Χ	Χ	7B0000h to 7BFFFFh	3D8000h to 3DFFFFh
	SA131	1	1	1	1	1	0	0	Χ	Χ	Χ	7C0000h to 7CFFFFh	3E0000h to 3E7FFFh
	SA132	1	1	1	1	1	0	1	Χ	Χ	Χ	7D0000h to 7DFFFFh	3E8000h to 3EFFFFh
	SA133	1	1	1	1	1	1	0	Χ	Χ	Χ	7E0000h to 7EFFFFh	3F0000h to 3F7FFFh
	SA134	1	1	1	1	1	1	1	0	0	0	7F0000h to 7F1FFFh	3F8000h to 3F8FFFh
	SA135	1	1	1	1	1	1	1	0	0	1	7F2000h to 7F3FFFh	3F9000h to 3F9FFFh
	SA136	1	1	1	1	1	1	1	0	1	0	7F4000h to 7F5FFFh	3FA000h to 3FAFFFh
	SA137	1	1	1	1	1	1	1	0	1	1	7F6000h to 7F7FFFh	3FB000h to 3FBFFFh
	SA138	1	1	1	1	1	1	1	1	0	0	7F8000h to 7F9FFFh	3FC000h to 3FCFFFh
	SA139	1	1	1	1	1	1	1	1	0	1	7FA000h to 7FBFFFh	3FD000h to 3FDFFFh
	SA140	1	1	1	1	1	1	1	1	1	0	7FC000h to 7FDFFFh	3FE000h to 3FEFFFh
	SA141	1	1	1	1	1	1	1	1	1	1	7FE000h to 7FFFFh	3FF000h to 3FFFFFh

### **Sector Group Addresses**

Sector Group	<b>A</b> 21	<b>A</b> 20	<b>A</b> 19	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	resses A <sub>15</sub>	<b>A</b> 14	<b>A</b> 13	<b>A</b> 12	Sectors
SGA0	0	0	0	0	0	0	0	0	0	0	SA0
SGA1	0	0	0	0	0	0	0	0	0	1	SA1
SGA2	0	0	0	0	0	0	0	0	1	0	SA2
SGA3	0	0	0	0	0	0	0	0	1	1	SA3
SGA4	0	0	0	0	0	0	0	1	0	0	SA4
SGA4 SGA5	0	0	0	0	0	0	0	1	0	1	SA5
SGA5 SGA6	0	0	0	0	0	0	0	1	1	0	SA5 SA6
			_					1			
SGA7	0	0	0	0	0	0	0	I	1	1	SA7
0040	0	_	_	_		0	1	V	V	. v	CA0 to CA40
SGA8	0	0	0	0	0	1	0	Х	Х	Х	SA8 to SA10
SGA9	0	0	0	_	1	0	1	V	V	V	CA11 to CA14
	0	0	0	0	1	X	X	X	X	X	SA11 to SA14
SGA10	0	0	0	1	0	X	X	X	X	X	SA15 to SA18
SGA11	0	0	0	1	1	X	X	X	X	X	SA19 to SA22
SGA12	0	0	1	0	0	X	X	X	Х	X	SA23 to SA26
SGA13	0	0	1	0	1	X	X	X	Х	X	SA27 to SA30
SGA14	0	0	1	1	0	Х	Х	Х	Х	Х	SA31 to SA34
SGA15	0	0	1	1	1	Х	Х	Х	Х	Х	SA35 to SA38
SGA16	0	1	0	0	0	Х	Х	Х	Х	Х	SA39 to SA42
SGA17	0	1	0	0	1	X	X	Х	Х	X	SA43 to SA46
SGA18	0	1	0	1	0	X	Х	Х	Х	Х	SA47 to SA50
SGA19	0	1	0	1	1	X	Х	Х	Х	Х	SA51 to SA54
SGA20	0	1	1	0	0	Х	X	Х	Х	Х	SA55 to SA58
SGA21	0	1	1	0	1	Х	X	Х	Х	Х	SA59 to SA62
SGA22	0	1	1	1	0	Х	X	Х	Х	Х	SA63 to SA66
SGA23	0	1	1	1	1	Х	Х	Х	Х	Х	SA67 to SA70
SGA24	1	0	0	0	0	Х	Х	Х	Х	Х	SA71 to SA74
SGA25	1	0	0	0	1	Х	Х	Х	Х	Х	SA75 to SA78
SGA26	1	0	0	1	0	Х	Х	Х	Х	Х	SA79 to SA82
SGA27	1	0	0	1	1	Х	Х	Х	Х	Х	SA83 to SA86
SGA28	1	0	1	0	0	Х	Х	Х	Х	Х	SA87 to SA90
SGA29	1	0	1	0	1	Х	Х	Х	Х	Х	SA91 to SA94
SGA30	1	0	1	1	0	Х	Х	Х	Х	Х	SA95 to SA98
SGA31	1	0	1	1	1	Х	Х	Х	Х	Х	SA99 to SA102
SGA32	1	1	0	0	0	Х	Х	Х	Х	Х	SA103 to SA106
SGA33	1	1	0	0	1	Х	Х	Х	Х	Х	SA107 to SA110
SGA34	1	1	0	1	0	Х	Х	Х	Х	Х	SA111 to SA114
SGA35	1	1	0	1	1	Х	Х	Х	Х	Х	SA115 to SA118
SGA36	1	1	1	0	0	Х	Х	Х	Х	Х	SA119 to SA122
SGA37	1	1	1	0	1	X	X	X	X	X	SA123 to SA126
SGA38	1	1	1	1	0	X	X	X	X	X	SA127 to SA130
00/100	•			•		0	0				6/112/ 10 G/1100
SGA39	1	1	1	1	1	0	1	Х	Х	X	SA131 to SA133
00/100	•					1	0	^			0,1101 10 0,1100
SGA40	1	1	1	1	1	1	1	0	0	0	SA134
SGA40 SGA41	1	1	1	1	1	1	1	0	0	1	SA135
SGA41 SGA42	1	1	1	1	1	1	1	0	1	0	SA135
								0			
SGA43	1	1	1	1	1	1	1	_	1	1	SA137
SGA44	1	1	1	1	1	1	1	1	0	0	SA138
SGA45	1	1	1	1	1	1	1	1	0	1	SA139
SGA46	1	1	1	1	1	1	1	1	1	0	SA140
SGA47	1	1	1	1	1	1	1	1	1	1	SA141

### **Flash Memory Autoselect Codes**

Туре	A21 to A12	<b>A</b> 6	Аз	<b>A</b> 2	<b>A</b> 1	Ao	Code (HEX)
Manufacture's Code	BA	L	L	L	L	L	04h
Device Code	BA	L	L	L	L	Н	227Eh
Extended Device	BA	L	Н	Н	Н	L	2202h
Code *2	BA	L	Н	Н	Н	Н	2201h
Sector Group Protection	Sector Group Addresses	L	L	L	Н	L	01h*1

Legend: L = V<sub>IL</sub>, H = V<sub>I</sub>. See DC Characteristics for voltage levels.

<sup>\*1 :</sup> Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

<sup>\*2 :</sup> A read cycle at address (BA) 01h outputs device code. When 227Eh was output, this indicates that there will require two additional codes, called Extended Device Codes. Therefore the system may continue reading out these Extended Device Codes at the address of (BA) 0Eh, as well as at (BA) 0Fh.

**Flash Memory Command Definitions** 

|              |  |   | Fias   
   
  | n wemo  | ory Co   
   | mmana   
  | Defin  |   |  |   |  
  |   |   |
|--------------|--|---
--
---
---
--
--|--|--
---|--|---|---
---|---|
| nd<br>ce     | Bus<br>Write<br>Cycles   |   |  
   
  |   |  
   |   
  | Cycle  | Read/   | Write  |   |  
  | Sixth<br>Write  | Cycle   |
|              | Req'a  | Addr.   | Data   
   
  | Addr.   | Data   
   | Addr.   
  | Data   | Addr.   | Data   | Addr.   | Data   
  | Addr.   | Data  |
| Word<br>Byte | 1  | XXXh  | F0h  
   
  | _   | _  
   |   
  | _  | _   | _  | _   | _  
  | _   | _   |
| Word<br>Byte | 3  | 555h<br>AAAh  | AAh  
   
  | 2AAh<br>555h  | 55h  
   | 555h<br>AAAh  
  | F0h  | RA  | RD   | _   | _  
  | _   | _   |
| Word         | 2  | 555h  | ۸ ۸ b  
   
  | 2AAh  | 55h  
   | (BA)<br>555h  
  | 004  |   |  |   |  
  |   |   |
| Byte         | 3  | AAAh  | AAn  
   
  | 555h  | 5511   
   | (BA)<br>AAAh  
  | 9011   |   | _  | _   |  
  |   | _   |
| Word<br>Byte | 4  | 555h<br>AAAh  | AAh  
   
  | 2AAh<br>555h  | 55h  
   | 555h<br>AAAh  
  | A0h  | PA  | PD   |   |  
  |   | _   |
| pend         | 1  | BA  | B0h  
   
  |   | _  
   | _   
  | _  |   | _  | _   | _  
  |   | _   |
| ume          | 1  | BA  | 30h  
   
  | _   | _  
   | _   
  |  |   |  | _   |  
  | _   | _   |
| Word<br>Byte | 6  | 555h<br>AAAh  | AAh  
   
  | 2AAh<br>555h  | 55h  
   | 555h<br>AAAh  
  | 80h  | 555h<br>AAAh  | AAh  | 2AAh<br>555h  | 55h  
  | 555h<br>AAAh  | 10h   |
| Word<br>Byte | 6  | 555h<br>AAAh  | AAh  
   
  | 2AAh<br>555h  | 55h  
   | 555h<br>AAAh  
  | 80h  | 555h<br>AAAh  | AAh  | 2AAh<br>555h  | 55h  
  | SA  | 30h   |
| _            | 1  |   | B0h  
   
  | _   |  
   | _   
  |  | _   |  | _   |  
  |   |   |
| ie           |  |   |  
   
  |   |  
   |   
  |  |   |  |   |  
  |   |   |
| Word<br>Byte | 4  | XXXh  | 60h  
   
  | SPA   | 60h  
   | SPA   
  | 40h  | SPA   | SD   | _   | _  
  | _   | _   |
| Word<br>Byte | 3  | 555h<br>AAAh  | AAh  
   
  | 2AAh<br>555h  | 55h  
   | 555h<br>AAAh  
  | 20h  | _   | _  | _   | _  
  | _   | _   |
| Word         | 2  | XXXh<br>XXXh  | A0h  
   
  | PA  | PD   
   | _   
  |  | _   | _  | _   | _  
  | _   | _   |
| Word         | _  | BA  |  
   
  | XXXh  | *4   
   |   
  |  |   |  |   |  
  |   |   |
| Byte         | 2  | ВА  | 90h  
   
  | XXXh  | F0h  
   | _   
  | _  | _   |  | _   |  
  | _   |   |
| Word         | 1  | (BA)<br>55h   | OOh  
   
  |   |  
   |   
  |  |   |  |   |  
  |   |   |
| Byte         | <b>'</b>   | (BA)<br>AAh   | 9011   
   
  |   | _  
   |   
  |  |   | _  |   |  
  |   |   |
| Word<br>Byte | 3  | 555h<br>AAAh  | AAh  
   
  | 2AAh<br>555h  | 55h  
   | 555h<br>AAAh  
  | 88h  | _   | _  | _   | _  
  | _   | _   |
| Word<br>Byte | 4  | 555h<br>AAAh  | AAh  
   
  | 2AAh<br>555h  | 55h  
   | 555h<br>AAAh  
  | A0h  | (HRA)<br>PA   | PD   | _   | _  
  | _   | _   |
| Word         | 4  | 555h  | A A !  
   
  | 2AAh  | 551  
   | (HRBA)<br>555h  
  | 001  | V/V/4   | 001  |   |  
  |   |   |
| Byte         | 4  | AAAh  | AAh  
   
  | 555h  | 55h  
   | (HRBA)<br>AAAh  
  | 90h  | XXXh  | 00h  | _   | _  
  | _   | _   |
|              | Word Byte Word Byte Word Byte Word Byte Pend Word Byte | Mord Byte Word Byte Byte Word Byte Word Byte Word Byte Byte Byte Byte Byte Byte Byte Byte | Index or         Write Cycles Req'd         Write Cycles Addr.           Word         1         XXXXh           Word         3         555h           Byte         555h         AAAh           Word         4         555h           Byte         4         AAAh           Pend         1         BA           Word         6         AAAh           Pend         1         BA           Word         6         AAAh           Word         6         AAAh           Word         4         XXXh           Byte         4         XXXh           Word         3         555h           AAAh         XXXh           Byte         2         BA           Word         2         BA           Byte         4         BA           Word         3         BA           Byte         AAAh         AA           Word         4         BA           Byte         AAAh         AA           Byte         AAAh         AA           Byte         AAAh         AAAh           AAAh         AAAh <td< td=""><td>And Color of Col</td><td>Mode of Cycles (Cycles Req'd)         First Bus (Write Cycles Req'd)         Second Write Cycles (Write Cycles Req'd)         Addr.         Data (Addr.)         Addr.           Word Byte         1         XXXXh         F0h         —           Word Byte         3         555h         AAh         555h           Word Byte         4         555h         AAh         555h           Word Byte         4         555h         AAh         555h           Word Byte         1         BA         B0h         —           Word Byte         6         555h         AAh         555h           Word Byte         6         555h         AAh         555h           Word Byte         4         XXXh         60h         —           Word Byte         4         XXXh         60h         SPA           Word Byte         4         XXXh         AAh         555h           Word Byte         4         XXXh         AAh         555h           Word Byte         2         XXXh         AAh         555h           Word Byte         4         XXXh         AAh         555h           Word Byte         4         XXXh         AAh         555h<td>And Ce Req's (Act)         Bus Write Cycle (Act)         First Bus Write Cycle (Act)         Second Bus Write Cycle (Act)           Word Byte         1         XXXXh         F0h         —           Word Byte         3         555h AAAh         AAh         2AAh 555h           Word Byte         3         555h AAAh         AAh         555h           Word Byte         4         555h AAAh         AAh         555h           Byte         4         555h AAAh         AAh         555h           Byte         1         BA         BOh         —         —           Word Byte         6         555h AAAh         AAh         555h         55h           Word Byte         6         555h AAAh         AAh         555h         55h         55h           Word Byte         4         XXXh         60h         SPA         60h         55h           Word Byte         4         XXXh         60h         SPA         60h         55h           Word Byte         4         XXXh         60h         SPA         60h         55h           Word Byte         4         XXXh         AAh         7XXh         7Ah         7Ah         7Ah         7Ah</td><td>Index of the color of the color</td><td>  Nord   Syle   Syle   Second   Syle   Syle</td><td>  Marco   Cycles   Red   Write Cycle   Write Cycle   Write Cycle   Write Cycle   Write Cycle   Write Cycle   Read/ Cycle   Write Cycle   Write Cycle   Write Cycle   Read/ Cycle   Write Cycle   Write</td><td>  Note   Part   Part  </td><td>  Note   Part   Part  </td><td>  Note   Part   Part  </td><td>  Note   Part   Part  </td></td></td<> | And Color of Col | Mode of Cycles (Cycles Req'd)         First Bus (Write Cycles Req'd)         Second Write Cycles (Write Cycles Req'd)         Addr.         Data (Addr.)         Addr.           Word Byte         1         XXXXh         F0h         —           Word Byte         3         555h         AAh         555h           Word Byte         4         555h         AAh         555h           Word Byte         4         555h         AAh         555h           Word Byte         1         BA         B0h         —           Word Byte         6         555h         AAh         555h           Word Byte         6         555h         AAh         555h           Word Byte         4         XXXh         60h         —           Word Byte         4         XXXh         60h         SPA           Word Byte         4         XXXh         AAh         555h           Word Byte         4         XXXh         AAh         555h           Word Byte         2         XXXh         AAh         555h           Word Byte         4         XXXh         AAh         555h           Word Byte         4         XXXh         AAh         555h <td>And Ce Req's (Act)         Bus Write Cycle (Act)         First Bus Write Cycle (Act)         Second Bus Write Cycle (Act)           Word Byte         1         XXXXh         F0h         —           Word Byte         3         555h AAAh         AAh         2AAh 555h           Word Byte         3         555h AAAh         AAh         555h           Word Byte         4         555h AAAh         AAh         555h           Byte         4         555h AAAh         AAh         555h           Byte         1         BA         BOh         —         —           Word Byte         6         555h AAAh         AAh         555h         55h           Word Byte         6         555h AAAh         AAh         555h         55h         55h           Word Byte         4         XXXh         60h         SPA         60h         55h           Word Byte         4         XXXh         60h         SPA         60h         55h           Word Byte         4         XXXh         60h         SPA         60h         55h           Word Byte         4         XXXh         AAh         7XXh         7Ah         7Ah         7Ah         7Ah</td> <td>Index of the color of the color</td> <td>  Nord   Syle   Syle   Second   Syle   Syle</td> <td>  Marco   Cycles   Red   Write Cycle   Write Cycle   Write Cycle   Write Cycle   Write Cycle   Write Cycle   Read/ Cycle   Write Cycle   Write Cycle   Write Cycle   Read/ Cycle   Write Cycle   Write</td> <td>  Note   Part   Part  </td> <td>  Note   Part   Part  </td> <td>  Note   Part   Part  </td> <td>  Note   Part   Part  </td> | And Ce Req's (Act)         Bus Write Cycle (Act)         First Bus Write Cycle (Act)         Second Bus Write Cycle (Act)           Word Byte         1         XXXXh         F0h         —           Word Byte         3         555h AAAh         AAh         2AAh 555h           Word Byte         3         555h AAAh         AAh         555h           Word Byte         4         555h AAAh         AAh         555h           Byte         4         555h AAAh         AAh         555h           Byte         1         BA         BOh         —         —           Word Byte         6         555h AAAh         AAh         555h         55h           Word Byte         6         555h AAAh         AAh         555h         55h         55h           Word Byte         4         XXXh         60h         SPA         60h         55h           Word Byte         4         XXXh         60h         SPA         60h         55h           Word Byte         4         XXXh         60h         SPA         60h         55h           Word Byte         4         XXXh         AAh         7XXh         7Ah         7Ah         7Ah         7Ah | Index of the color | Nord   Syle   Syle   Second   Syle   Syle | Marco   Cycles   Red   Write Cycle   Write Cycle   Write Cycle   Write Cycle   Write Cycle   Write Cycle   Read/ Cycle   Write Cycle   Write Cycle   Write Cycle   Read/ Cycle   Write | Note   Part   Part | Note   Part   Part | Note   Part   Part | Note   Part   Part |

#### (Continued)

- \*1: This command is valid while Fast Mode.
- \*2: This command is valid while  $\overline{RESET} = V_{ID}$ .
- \*3: This command is valid while HiddenROM mode.
- \*4: The data "00h" is also acceptable.
- Notes: Address bits A<sub>21</sub> to A<sub>11</sub> = X = "H" or "L" for all address commands except or Program Address (PA), Sector Address (SA), and Bank Address (BA), and Sector Group Address (SPA).
  - Bus operations are defined.
  - RA = Address of the memory location to be read
    - PA = Address of the memory location to be programmed

Addresses are latched on the falling edge of the write pulse.

SA = Address of the sector to be erased. The combination of  $A_{21}$ ,  $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ , and  $A_{12}$  will uniquely select any sector.

- BA = Bank Address (A<sub>21</sub>, A<sub>20</sub>, A<sub>19</sub>)
- RD = Data read from location RA during read operation.
  - PD = Data to be programmed at location PA. Data is latched on the rising edge of write pulse.
- SPA = Sector group address to be protected. Set sector group address and (A<sub>6</sub>, A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 0, 1, 0).
- SD = Sector group protection verify data. Output 01h at protected sector group addresses and output 00h at unprotected sector group addresses.
- HRA = Address of the HiddenROM area Word Mode: 000000h to 00007Fh

Byte Mode: 000000h to 0000FFh

- HRBA = Bank Address of the HiddenROM area (A<sub>21</sub> = A<sub>20</sub> = A<sub>19</sub> = V<sub>IL</sub>)
- The system should generate the following address patterns:

Word Mode: 555h or 2AAh to addresses A<sub>10</sub> to A<sub>0</sub>

Byte Mode: AAAh or 555h to addresses A<sub>10</sub> to A<sub>0</sub>, and A<sub>-1</sub>

• Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

#### ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	ing	Unit
raiametei	Symbol	Min	Max	Oille
Storage Temperature	Tstg	<b>–</b> 55	+125	°C
Ambient Temperature with Power Applied	Та	-40	+85	°C
Voltage with Respect to Ground All pins	VIN, VOUT	-0.3	Vccf +0.3	V
except RESET, WP/ACC *1	VIN, VOUI	-0.3	Vccs +0.3	V
Vccf/Vccs Supply *1	Vccf, Vccs	-0.3	+3.3	V
RESET *2	Vin	-0.5	+ 13.0	V
WP/ACC *3	Vin	-0.5	+10.5	V

- \*1 Minimum DC voltage on input or I/O pins is –0.3 V. During voltage transitions, input or I/O pins may undershoot Vss to –2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vccf + 0.3 V or Vccs + 0.3 V. During voltage transitions, input or I/O pins may overshoot to Vccf + 2.0 V or Vccs + 2.0 V for periods of up to 20 ns.
- \*2: Minimum DC input voltage on RESET pin is -0.5 V. During voltage transitions, RESET pins may undershoot Vss to -2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (Vin-Vccf or Vccs) does not exceed +9.0 V. Maximum DC input voltage on RESET pins is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.
- \*3: Minimum DC input voltage on WP/ACC pin is -0.5 V. During voltage transitions, WP/ACC pin may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on WP/ACC pin is +10.5 V which may overshoot to +12.0 V for periods of up to 20 ns, when Vccf is applied.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value	Unit	
Farameter	Symbol	Min	Max	Offic
Ambient Temperature	Та	-40	+85	°C
Vccf/Vccs Supply Voltages	Vccf, Vccs	+2.7	+3.1	V

Note: Operating ranges define those limits between which the functionality of the device is guaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### **■ ELECTRICAL CHARACTERISTICS**

### 1. DC Characteristics

Domonoston		0.5				Value		11
Parameter	Symbol	Co	nditions		Min	Тур	Max	Unit
Input Leakage Current	lы	VIN = Vss to Vccf, V	cc <b>s</b>		-1.0	_	+1.0	μΑ
Output Leakage Current	Іьо	Vout = Vss to Vccf,	Vccs		-1.0	_	+1.0	μΑ
RESET Inputs Leakage Current	Ішт	Vccf = Vccf Max, V RESET = 12.5 V	ccs = Vccs Max,		_	_	35	μΑ
Acc Input Leakage Current	ILIA		/ccf = Vccf Max, Vccs = Vccs Max, VP/ACC = VACC Max			_	20	mA
			tcycle = 5 MHz	Byte	_	_	16	mΛ
Flash Vcc Active Current		Œf = Vı∟,	tcycle = 5 MHz	Word	_	_	18	mA
(Read) *1	Icc <sub>1</sub> f	OE = V <sub>IH</sub>	tcycle = 1 MHz	Byte	_	_	4	- A
			tcycle = 1 MHz	Word	_	_	4	mA
Flash Vcc Active Current*2	Icc2f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{I}$	н	•	_	_	30	mA
Flash Vcc Active Current	Icc3f	$\overline{CEf} = V_{IL}, \overline{OE} = V_{IH}$			_	_	46	mA
(Read-While-Program) *5	ICC3I	Word		Word	_	_	48	111/
Flash Vcc Active Current	1	CEt V. OF V	Byte		_	_	46	m ^
(Read-While-Erase) *5	Icc4f	$\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}$ Word			_	_	48	mA
Flash Vcc Active Current (Erase-Suspend-Program)	Icc5f	$\overline{CEf} = VIL,  \overline{OE} = VIH$			_	_	30	mA
SRAM Vcc Active Current	Icc1S	Vccs = Vccs Max, CE1s = V <sub>IL</sub> , CE2s = V <sub>IH</sub>	tcycle = 10 MHz	tcycle = 10 MHz		_	50	mA
		<del>CE1</del> s = 0.2 V,	tcycle = 10 MHz		_	_	50	mA
SRAM Vcc Active Current	Icc2S	CE2s = Vccs - 0.2 V	tcycle = 1 MHz		_	_	10	mA
Flash Vcc Standby Current	I <sub>SB1</sub> f	Vccf = Vccf Max, $\overline{C}$ RESET = Vccf ± 0 $\overline{WP}/ACC$ = Vccf± (	.3 V,	/	_	1	5	μА
Flash Vcc Standby Current (RESET)	I <sub>SB2</sub> f	Vccf = Vccf Max, R WP/ACC = Vccf± (		3 V,	_	1	5	μΑ
Flash Vcc Current (Automatic Sleep Mode) *3	Is <sub>B3</sub> f	RESET = Vccf ± 0 WP/ACC = Vccf± 0	Vccf = Vccf Max, \overline{CEf} = Vss ± 0.3 V RESET = Vccf ± 0.3 V, \overline{WP/ACC} = Vccf ± 0.3 V, Vin = Vccf ± 0.3 V or Vss ± 0.3 V			1	5	μА
SRAM Vcc Standby Current	I <sub>SB1</sub> S	CE1s ≥ Vccs - 0.2	V, CE2s ≥ Vccs	– 0.2 V	_	_	15	μА
SRAM Vcc Standby Current	I <sub>SB2</sub> S	CE2s ≤ 0.2V			_	_	15	μΑ

Parameter	Symbol	Conditions				Unit		
Parameter	Symbol	Conditions		Min	Тур	Max	3	
Input Low Level	VIL	_	_			0.5	V	
Input High Level	ViH	_	2.4	_	Vcc+0.3	V		
Voltage for Sector Protection, and Temporary Sector Unpro- tection (RESET) *4	VID	_	11.5	12	12.5	V		
Voltage for Program Acceleration (WP/ACC) *4	Vacc	_		8.5	9.0	9.5	V	
Output Low Voltage Level	Vol	Vccf = Vccf Min, loL= 4.0 mA	Flash	_	_	0.45	V	
Output Low Voltage Level	VOL	Vccs = Vccs Min, IoL= 1.0 mA	SRAM	_	_	0.4	V	
Output High Voltage Level	Vон	Vccf = Vccf Min, IoH= -0.1 mA	Flash	0.85 <b>×</b> Vccf	_	_	٧	
		Vccs = Vccs Min, Iон= -0.5 mA	SRAM	2.2	_	_	V	
Flash Low Vccf Lock-Out Voltage	VLKO	_		2.3	2.4	2.5	V	

<sup>\*1:</sup> The loc current listed includes both the DC operating current and the frequency dependent component.

<sup>\*2:</sup> Icc active while Embedded Algorithm (program or erase) is in progress.

<sup>\*3:</sup> Automatic sleep mode enables the low power mode when address remains stable for 150 ns.

<sup>\*4:</sup> Applicable for only Vccf applying.


<sup>\*5:</sup> Embedded Alogorithm (program or erase) is in progress. (@5 MHz)

<sup>\*6:</sup> Vcc indicates lower of Vccf or Vccs.

# 2. AC Characteristics • CE Timing

Parameter	Syn	nbol	Condition	Va	Unit	
raiailletei	JEDEC	Standard	Condition	Min Max	Oilit	
CE Recover Time	_	tccr	_	0	_	ns
CE Hold Time	_	<b>t</b> chold	_	3	_	ns






• Read Only Operations Characteristics (Flash)

Parameter	Syn	nbol	Condition	Val	ue*	Unit
Farameter	JEDEC	Standard	Condition	Min	Max	Offic
Read Cycle Time	<b>t</b> avav	<b>t</b> RC	_	70	_	ns
Address to Output Delay	tavqv	tacc	CEf = V <sub>IL</sub> OE = V <sub>IL</sub>	_	70	ns
Chip Enable to Output Delay	<b>t</b> ELQV	tcef	ŌĒ = Vı∟	_	70	ns
Output Enable to Output Delay	<b>t</b> GLQV	<b>t</b> oe	_	_	30	ns
Chip Enable to Output High-Z	<b>t</b> ehqz	<b>t</b> DF	_	_	25	ns
Output Enable to Output High-Z	<b>t</b> GHQZ	<b>t</b> DF	_	_	25	ns
Output Hold Time From Addresses, CEf or OE, Whichever Occurs First	taxqx	tон	_	0	_	ns
RESET Pin Low to Read Mode	_	<b>t</b> READY	_	_	20	μs

\*: Test Conditions- Output Load:1 TTL gate and 30 pF

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to Vccf Timing measurement reference level

Input: 0.5×Vccf Output: 0.5×Vccf



• Write/Erase/Program Operations

	/Program Operations Parameter		Sy	mbol		Value		Unit
	Parameter		JEDEC	Standard	Min	Тур	Max	Unit
Write Cycle Time	9		<b>t</b> avav	<b>t</b> wc	70		_	ns
Address Setup T	ïme		<b>t</b> avwl	<b>t</b> AS	0	_	_	ns
Address Setup Time to $\overline{\sf OE}$ Low During Toggle Bit Polling			_	<b>t</b> aso	12	_	_	ns
Address Hold Tir	ne		twlax	<b>t</b> AH	45		_	ns
Address Hold Tir Toggle Bit Polling	ne from CE or OE Hig	h During	_	<b>t</b> aht	0	_	_	ns
Data Setup Time	Data Setup Time		<b>t</b> <sub>DVWH</sub>	tos	30		_	ns
Data Hold Time			<b>t</b> whdx	tон	0			ns
Output	Read				0	_	_	ns
Enable Hold Time	nable Hold Toggle and Data		_	tоен	10	_	_	ns
CE High During	Toggle Bit Polling		_	<b>t</b> CEPH	20	_	_	ns
OE High During	Toggle Bit Polling		_	<b>t</b> oeph	20		_	ns
Read Recover T	ime Before Write		<b>t</b> GHWL	<b>t</b> GHWL	0			ns
Read Recover Time Before Write			<b>t</b> GHEL	<b>t</b> GHEL	0		_	ns
CE Setup Time			<b>t</b> ELWL	<b>t</b> cs	0		_	ns
WE Setup Time			twlel	tws	0		_	ns
CE Hold Time			<b>t</b> wheh	<b>t</b> cH	0			ns
WE Hold Time			<b>t</b> ehwh	<b>t</b> wн	0			ns
Write Pulse Widt	h		<b>t</b> wLWH	<b>t</b> wp	35		_	ns
CE Pulse Width			<b>t</b> eleh	<b>t</b> cp	35		_	ns
Write Pulse Widt	h High		<b>t</b> whwl	<b>t</b> wph	25		_	ns
CE Pulse Width	High		<b>t</b> ehel	<b>t</b> cpH	25		_	ns
Programming Op	oration	Byte	<b></b>	<b></b>	_	4		μs
Frogramming Op	Deration	Word	<b>t</b> whwh1	<b>t</b> whwh1		6	_	μs
Sector Erase Op	eration *1		<b>t</b> whwh2	<b>t</b> whwh2	_	0.5		S
Vcc Setup Time		_	tvcs	50	_	_	μs	
Rise Time to V <sub>ID</sub> *2		_	tvidr	500	_	_	ns	
Rise Time to VAC	c *3			<b>t</b> vaccr	500	_	_	ns
Voltage Transition	on Time *2		_	<b>t</b> vlht	4	_		μs
Write Pulse Widt	h * <sup>2</sup>		_	<b>t</b> wpp	100	_	_	μs


Downwater	Sy	mbol		Value		I I m i 4
Parameter	JEDEC	Standard	Min	Тур	Max	Unit
OE Setup Time to WE Active *2	_	toesp	4		_	μs
CE Setup Time to WE Active *2	_	tcsp	4		_	μs
Recover Time from RY/BY	_	<b>t</b> RB	0		_	ns
RESET Pulse Width	_	<b>t</b> RP	500			ns
RESET High Level Period Before Read	_	<b>t</b> RH	200		_	ns
BYTE Switching Low to Output High-Z	_	<b>t</b> FLQZ			30	ns
BYTE Switching High to Output Active	_	<b>t</b> FHQV			70	ns
Program/Erase Valid to RY/BY Delay	_	<b>t</b> BUSY			90	ns
Delay Time from Embedded Output Enable	_	teoe	_	_	70	ns
Erase Time-out Time	_	<b>t</b> TOW	50		_	μs
Erase Suspend Transition Time	_	<b>t</b> spd	_	_	20	μs

<sup>\*1:</sup> This does not include preprogramming time.

<sup>\*2:</sup> This timing is for Sector Group Protection operation.

<sup>\*3:</sup> This timing is for Accelerated Program operation.


### • Write Cycle (WE control) (Flash)



Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at byte address.
- $\overline{DQ_7}$  is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)


### • Write Cycle (CEf control) (Flash)




Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at byte address.
- $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)


### • AC Waveforms Chip/Sector Erase Operations (Flash)




### • AC Waveforms for Data Polling during Embedded Algorithm Operations (Flash) $\overline{\text{CE}} f$ tсн $t_{\mathsf{DF}}$ toe OE $\overline{\mathsf{WE}}$ tcef-DQ<sub>7</sub>= Valid Data High-Z $\overline{DQ}_7$ $DQ_7$ Data In tWHWH1 or tWHWH2 High-Z DQ6 to DQ0 Valid Data DQ6 to DQ0 = Output Flag DQ6 to DQ0 Data In **t**BUSY **t**EOE RY/BY \*: DQ<sub>7</sub> = Valid Data (The device has completed the Embedded operation.)




### • Bank-to-bank Read/Write Timing Diagram (Flash)









### • RESET, RY/BY Timing Diagram (Flash)








### • Acceleration Mode Timing Diagram (Flash)



## • Extended Sector Group Protection (Flash)



### ■ 8M SRAM CHARACTERISTICS for MCP

### • Read Cycle (SRAM)


Parameter	Symbol	Va	I In:4	
Parameter	Symbol	Min	Max	Unit
Read Cycle Time	<b>t</b> RC	70	_	ns
Address Access Time	<b>t</b> AA	_	70	ns
Chip Enable (CE1s) Access Time	tco1	_	70	ns
Chip Enable (CE2s) Access Time	tco2	_	70	ns
Output Enable Access Time	<b>t</b> oe	_	35	ns
LB, UB to Output Valid	<b>t</b> BA	_	70	ns
Chip Enable (CE1s Low and CE2s High) to Output Active	<b>t</b> coe	5	_	ns
Output Enable Low to Output Active	<b>t</b> oee	0	_	ns
LB, UB Enable Low to Output Active	<b>t</b> BE	0	_	ns
Chip Enable (CE1s High or CE2s Low) to Output High-Z	top	_	25	ns
Output Enable High to Output High-Z	todo	_	25	ns
LB, UB Output Enable to Output High-Z	<b>t</b> BD	_	25	ns
Output Data Hold Time	tон	10	_	ns

Note: Test Conditions-Output Load:1 TTL gate and 30 pF

Input rise and fall times: 5 ns
Input pulse levels: 0.0 V or 3.0 V
Timing measurement reference level

Input:  $0.5 \times V_{CCS}$ Output:  $0.5 \times V_{CCS}$ 


## • Read Cycle (SRAM)



### • Write Cycle (SRAM)


Parameter	Symbol	Val	lue	Unit
	Symbol	Min	Max	Unit
Write Cycle Time	twc	70	_	ns
Write Pulse Width	<b>t</b> wp	50	_	ns
Chip Enable to End of Write	tcw	55	_	ns
Address valid to End of Write	<b>t</b> aw	55	_	ns
LB, UB to End of Write	<b>t</b> BW	55	_	ns
Address Setup Time	<b>t</b> as	0	_	ns
Write Recovery Time	<b>t</b> wr	0	_	ns
WE Low to Output High-Z	todw	_	25	ns
WE High to Output Active	<b>t</b> oew	0	_	ns
Data Setup Time	tos	30	_	ns
Data Hold Time	<b>t</b> DH	0	_	ns

## • Write Cycle \*3 (WE control) (SRAM)




- \*1 : If CE1s goes LOW (or CE2s goes HIGH) coincident with or after WE goes LOW, the output will remain at high impedance.
- \*2: If CE1s goes HIGH (or CE2s goes LOW) coincident with or before WE goes HIGH, the output will remain at high impedance.
- \*3: If  $\overline{\mathsf{OE}}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- \*4: Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

## • Write Cycle \*1 (CE1s control) (SRAM)




- \*1 : If  $\overline{\text{OE}}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- \*2 : Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

## • Write Cycle \*1 (CE2s Control) (SRAM)



- \*1 : If  $\overline{\text{OE}}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- \*2 : Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

### • Write Cycle \*1 (LB, UB Control) (SRAM)



- \*1: If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- \*2: Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

### **■ ERASE AND PROGRAMMING PERFORMANCE (Flash)**

Parameter	Value		Unit	Remarks	
raiailletei	Min	Тур	Max	Oilit	Kemarks
Sector Erase Time	_	0.5	2	s	Excludes programming time prior to erasure
Word Programming Time	_	6	100	μs	Excludes system-level overhead
Byte Programming Time	_	4	80	μs	Excludes system-level overhead
Chip Programming Time	_	25.2	95	S	Excludes system-level overhead
Erase/Program Cycle	100,000	_	_	cycle	

Note : Typical Erase conditions  $T_A = +25^{\circ}C$ , VCCf\_1 & VCCf\_2 = 2.9 V Typical Program conditions  $T_A = +25^{\circ}C$ , VCCf\_1 & VCCf\_2 = 2.9 V


Data= Checker

### ■ DATA RETENTION CHARACTERISTICS (SRAM)

Parameter		Symbol	Value			Unit
		Symbol	Min	Тур	Max	Offic
Data Retention Supply Voltage		$V_{DH}$	1.5	_	3.1	V
Standby Current	V <sub>DH</sub> = 3.0 V	IDDS2	_	_	15	μΑ
Chip Deselect to Data Retention Mode Time		<b>t</b> cdr	0		_	ns
Recovery Time		<b>t</b> R	<b>t</b> RC			ns


Note: tRC: Read cycle time

#### • CE1s Controlled Data Retention Mode \*1



- \*1: In CE1s controlled data retention mode, input level of CE2s should be fixed Vccs to Vccs-0.2 V or Vss to 0.2 V during data retention mode. Other input and input/output pins can be used between -0.3 V to Vccs+0.3 V.
- \*2: When CE1s is operating at the V<sub>IH</sub> Min level, the standby current is given by I<sub>SB1</sub>s during the transition of V<sub>CCS</sub> from V<sub>CCS</sub> Max to V<sub>IH</sub> Min level.

#### CE2s Controlled Data Retention Mode \*



<sup>\*:</sup> In CE2s controlled data retention mode, input and input/output pins can be used between -0.3 V to Vccs+0.3V.

### **■ PIN CAPACITANCE**

Parameter	Symbol	Toot Setup	Val	Unit		
	Symbol	Test Setup	Typ Max			
Input Capacitance	Cin	V <sub>IN</sub> = 0	11	14	pF	
Output Capacitance	Соит	Vout = 0	12	16	pF	
Control Pin Capacitance	C <sub>IN2</sub>	V <sub>IN</sub> = 0	14	16	pF	
WP/ACC Pin Capacitance	Сімз	V <sub>IN</sub> = 0	21.5	26	pF	

Note: Test conditions Ta = +25°C, f = 1.0 MHz


#### **■ HANDLING OF PACKAGE**

Please handle this package carefully since the sides of packages are right angle.

### **■ CAUTION**

- (1) The high voltage (V<sub>ID</sub>) can not apply to address pins and control pins except RESET. Therefore, it can not use autoselect and sector protect function by applying the high voltage (V<sub>ID</sub>) to specific pins.
- (2) For the sector protection, since the high voltage (V<sub>ID</sub>) can be applied to the RESET, it can be protected the sector useing "Extended sector protect" command.


### **■ ORDERING INFORMATION**



64 Mega-bit (8M  $\times$  16-bit or 4M  $\times$  16-bit) Dual Operation Flash Memory 3.0 V-only Read, Program, and Erase

8 Mega-bit(1M  $\times$  8-bit or 512K  $\times$  16-bit) SRAM

#### **■ PACKAGE DIMENSION**



# **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

#### F0307 © FUJITSU LIMITED Printed in Japan